Dear lazyweb: is it possible in an ice40up5k FPGA to create a SB_RAM40_4K with different sized read/write ports to act as a clock-crossing gear box that deserializes 1-bit streams into 16-bit words? Since the READ_MODE and WRITE_MODE are set independently, it seems like it should work.