How do you safely use the DDR inputs on an ice40? I'm seeing significant glitching trying to move the IN_1 negedge pin into the posedge clk domain with the multiple stages of clock-crossing flip flops, although sometimes the PNR gods bestow favor on my design and the deserializer works glitch free.