Follow

Today's success: a risc-v softcore running C code, decoding the spispy fpga's control registers to monitor the data on the SPI bus. Works in simulation and on real hardware!

Sign in to participate in the conversation
(void *) social site

(void*)